

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignia 22313-1450 www.uspto.gov

| APPLICATION NO. | APPLICATION NO. FILING DATE | | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|--|-----------------------------|------------|----------------------|-------------------------|------------------|
| 09/924,856 | _ | 08/07/2001 | Craig Edward Hampel | RBI-037USC1 | 3540 |
| 29150 | 7590 | 07/31/2003 | | | |
| LEE & HAYES, PLLC 421 W. RIVERSIDE AVE, STE 500 | | | | EXAMI | INER |
| SPOKANE, WA 99201 | | | | PHAN, TRONG Q | |
| | | | | ART UNIT | PAPER NUMBER |
| | | | | 2818 | |
| | | | | DATE MAILED: 07/31/2003 | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | Application No. | Applicant(s) | | | | | | |
|--|--|--|--|--|--|--|--|--|
| Office Action Summan | 09/924,856 | HAMPEL ET AL. | | | | | | |
| Office Action Summary | Examiner | Art Unit | | | | | | |
| The MAN INC DATE AND | TRONG PHAN | 2818 | | | | | | |
| · ······ | unication appears on the cover sheet wi | | | | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any | | | | | | | | |
| 1)⊠ Responsive to communication(s) | filed on 02 July 2002 | | | | | | | |
| 2a)⊠ This action is FINAL . | 2b) This action is non-final. | | | | | | | |
| | | town managed to the state of th | | | | | | |
| 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims | | | | | | | | |
| 4) Claim(s) 1-47 is/are pending in the application. | | | | | | | | |
| 4a) Of the above claim(s) 1-7,27,28,33,37 and 38 is/are withdrawn from consideration. | | | | | | | | |
| 5)⊠ Claim(s) <u>18-24</u> is/are allowed. | | | | | | | | |
| 6)⊠ Claim(s) <u>8-17,25,26,29-32,34-36 and 39-47</u> is/are rejected. | | | | | | | | |
| 7) Claim(s) is/are objected to. | | | | | | | | |
| 8) Claim(s) are subject to restri | ction and/or election requirement. | | | | | | | |
| Application Papers | | | | | | | | |
| 9) The specification is objected to by the Examiner. | | | | | | | | |
| 10) ☐ The drawing(s) filed on is/are | | | | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | | | |
| 11)☑ The proposed drawing correction filed on <u>29 January 2003 and 03 July 2003</u> is: a)☑ approved b)☐ disapproved | | | | | | | | |
| by the Examiner. | | | | | | | | |
| If approved, corrected drawings are re 12)☐ The oath or declaration is objected to | | | | | | | | |
| Priority under 35 U.S.C. §§ 119 and 120 | by the Examiner. | | | | | | | |
| | | | | | | | | |
| 13) Acknowledgment is made of a claim a) All b) Some * c) None of: | i for foreign priority under 35 U.S.C. § | 119(a)-(d) or (f). | | | | | | |
| | documents have been received. | | | | | | | |
| | | allianta . Al | | | | | | |
| 3. Copies of the certified copies | documents have been received in Approf the priority documents have been re | Dication No | | | | | | |
| application from the Intern * See the attached detailed Office actio | IATIONAL BURGALI (PC.). Bulg 17 2/a\\ | | | | | | | |
| 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application). | | | | | | | | |
| a) The translation of the foreign language provisional application has been received. 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. | | | | | | | | |

| Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Revi 3) Information Disclosure Statement(s) (PTO-14 | | 4) | Interview Summary (PTO-413) Paper No(s) Notice of Informal Patent Application (PTO-152) Other: |
|---|--------------------|-----|--|
| J.S. Patent and Trademark Office PTO-326 (Rev. 04-01) | | | |
| F10-326 (Rev. 04-01) | Office Action Summ | ary | Part of Paper No. 14 |

Art Unit: 2818

Drawings

1. The corrected Fig. 15 received on 7/3/03 has been accepted.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 8-11, 13-14 and 39-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kawagoe, 5,680,354, in view of Yasuhiro, 5,730,830.

Kawagoe, 5,680,354, discloses in Fig. 1 an apparatus comprising:

a first XOR circuit Ex having: a first input to receive a first data in a first format at
terminal 6, a second input to receive an output signal S2 from defective bit address
registering circuit 4, which is seen to be periodic signal since it can be toggling
between "H" level and "L" level as shown in Figs. 3 and 5, at a regular interval
or period depending upon the regular matching of the registered address (see
lines 37-49, column 6)- it is merely just a matter of programmable matching- other
than the first data, and an output to provide the first data in a second format through
inverter 8 and a first buffer; for writing data to the memory device 1 as recited in claim
39;

a second XOR circuit ExO having a first input coupled to the output of the first XOR circuit Ex at node I/O; a second input to receive the periodic signal S2 other than the first data; and an output to provide the first data in the first format to terminal 6;

Art Unit: 2818

output circuit 7 being obviously considered as a second buffer as recited in claim 14; an address buffer (not shown) for providing address buffer output signal A0...An, /A0.../An (see line 36-37, column 2).

What is not shown in Fig. 1 of Kawagoe, 5,680,354, is the burst counter as recited in claim 11.

Yashuhiro, 5,703,830, discloses in Fig. 3 Prior Art the teaching of using column address buffer & burst counter 1 for incrementing odd address signal YADD1 such as A3, A5 ... by +2 in response to clock cycles C3, C5... as shown in Fig. 4B Prior Art and for incrementing even address signal YADD2 such as A4, A6 ... by +2 in response to clock cycles C4, C6... as shown in Fig. 4D Prior Art (see lines 57-63, column 3) which can be used in synchronous DRAM device.

It would have been obvious under 35 USC 103(a) to one of ordinary skill in the art at the time of the invention was made to utilize the column address buffer & burst counter 8 in Figs. 3, 4B and 4D Prior Art of Yashuhiro, 5,703,830, for the address buffer (not shown) in Fig. 1 of Kawagoe, 5,680,354, for generating the address signals

4. Claims 15-17 and 25-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wilson et al., 5,295,188, in view of Sumida et al., 4,071,889.

Wilson et al., 5,295,188, discloses in Fig. 3 a system comprising: a first circuit 56 having a plurality of output terminals each being connected to each first input of each of a first plurality of XOR gates 74;

memory 60, having a number of memory locations as matrix T (see lines 40-42, column 13) and the noise bits above and to the right of the diagonal submatrices in the matrix T

Art Unit: 2818

(see lines 3-4, column 13) which are pseudorandom numbers (see claims 10 and 22) such as recited in claim 36, and including AND logic gate 64 providing an output periodic signal, which is periodically toggling between the "one" logic level and the "zero" logic level (see lines 1-9, column 14), at a regular interval or period in response to the enable output signal 00, 01, 10 or 11 programmable regularly provided by the decoder 80- it is just merely a matter of programming as very well known in the art- to the second inputs of first plurality of XOR gates 74; a second circuit comprising buffer memory circuit 78 (see line 18, column 14) having a plurality of input terminals connected to the outputs of the first XOR gates 74; a second plurality of XOR gates 84 each having a first input being coupled to the second circuit buffer memory circuit 78 and a second input being coupled to the output periodic signal from AND logic gate 64;

wherein: the AND gate 70 must providing a bit of a predetermined number to the second input of the XOR gate 74 since the AND gate 70 is received only binary bits of predetermined numbers.

What is not shown in Fig. 3 Wilson et al., 5,295,188, is the shift register as recited in claims 16-17 and 19-20.

Sumida et al., 4,071,889, discloses in Fig. 7 a circuit having a shift register 512 acting as a buffer memory (see lines 11-13, column 12).

It would have been obvious under 35 USC 130(a) to one of the ordinary skill in the art at the time of the invention was made to utilize the shift register 512 in Fig. 7 of

Art Unit: 2818

Sumida et al., 4,071,889, for the buffer memory 78 in Fig. 3 of Wilson et al., 5,295,188, for the purpose of reading data.

Allowable Subject Matter

- 5. Claims 18-24 are allowed.
- 6. The following is an examiner's statement of reasons for allowance:

The apparatus as recited in claims 18-24 has not been found in the prior art.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

· Art Unit: 2818

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Response to Arguments

- 8. Applicant's arguments filed on 7/3/2003 have been fully considered but they are not persuasive because of the following reasons:
- A) Kawagoe, 5,680,354, does clearly disclose in Fig. 1 that the output signal S2 from defective bit address registering circuit 4, which is seen to be periodic signal since it can be toggling between "H" level and "L" level as shown in Figs. 3 and 5, at a regular interval or period depending upon the regular matching of the registered address (see lines 37-49, column 6)- it is merely just a matter of programmable matching;
- B) Wilson et al., 5,295,188 does clearly disclose in Fig. 4 that AND logic gate 64 providing an output periodic signal, which is periodically toggling between the "one" logic level and the "zero" logic level (see lines 1-9, column 14), at a regular interval or period in response to the enable output signal 00, 01, 10 or 11 which is programmable regularly provided by the decoder 80- it is just merely a matter of programming as very well known in the art- and the AND gate 70 must providing a bit of a predetermined number to the second input of the XOR gate 74 since the AND gate 70 is received only binary bits of predetermined numbers.
- C) Accordingly, the rejection of Claims 8-11, 13-14 and 39-47 under 35 U.S.C. 103(a) as being unpatentable over Kawagoe, 5,680,354, in view of Yasuhiro, 5,730,830, and the rejection of claims 15-17 and 19-36 are rejected under 35 U.S.C. 103(a) as

· Art Unit: 2818

being unpatentable over Wilson et al., 5,295,188, in view of Sumida et al., 4,071,889, are still proper and are made FINAL.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to TRONG PHAN whose telephone number is (703) 308-4870. The examiner can normally be reached on M-F (8:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (703) 308-4910. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-4021 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Phambo W

TRONG PHAN
PRIMARY EXAMINER

July 30, 2003